This Is What We Find In This Stuff: A Designer Engineer's View

FY2005 Software/Complex Electronic Hardware Standardization Conference

Norfolk, Virginia July 26-28, 2005

Rich Katz, Grunt Engineer NASA Office of Logic Design



DO-254: Introduction

DESIGN ASSURANCE GUIDANCE FOR AIRBORNE ELECTRONIC HARDWARE

The use of increasingly complex electronic hardware for more of the safety critical aircraft functions generates new safety and certification challenges. These challenges arise from a concern that said aircraft functions may be increasingly vulnerable to the adverse effects of hardware design errors that may be increasingly difficult to manage due to the increasing complexity of the hardware.

To counteract this **perceived escalation of risk** it has become necessary to ensure that the potential for hardware design errors is addressed in a more consistent and verifiable manner during both the design and certification processes.




An Example or Two to Get Things Started

CAE Tools and Logic Design: Synchronization Circuits



Intended Circuit

Synchronizer with Leading Edge Detect






VHDL Code

```
entity EDGE DETECT SYNC is
  generic (
     RESET LEVEL : STD LOGIC := '1' );
  port (
     CLK
               : in STD LOGIC;
     RESET
              : in STD LOGIC;
     INPUT : in STD LOGIC;
     LED OUT : out STD LOGIC;
     TED OUT : out STD LOGIC
   );
end EDGE DETECT SYNC;
architecture BEHAVIORAL of EDGE DETECT SYNC
is
   signal IN BETWEEN: STD LOGIC;
   signal DATA OUT : STD LOGIC;
```


```
begin
FF1: process(RESET, CLK)
   begin
      if (RESET = RESET LEVEL) then
         IN BETWEEN <= '0';
      elsif rising edge(CLK) then
         IN_BETWEEN <= INPUT;</pre>
      end if:
   end process;
FF2: process(RESET, CLK)
   begin
      if (RESET = RESET LEVEL) then
         DATA OUT <= '0';
      elsif rising edge(CLK) then
         DATA OUT <= IN BETWEEN;
      end if;
   end process;
   LED OUT <= (not DATA OUT) and IN BETWEEN;
   TED OUT <= DATA OUT and (not IN BETWEEN);
end BEHAVIORAL;
```



Synthesized Circuit



Synthesized Circuit



Back end tools also have been caught replicating flip-flops in synchronizer circuits.



synchronize signals and drive a

motor. The short circuit was "bad."




Dr. Wernher von Braun Director Marshall Space Flight Center Ph.D. Aerospace Engineering

James E. Webb, NASA Administrator, BA Education, Lawyer

Basic Digital Logic and Programmable Devices



Basic Digital Operations




There are $2^4 = 16$ functions of two binary variables.



Logic Functions

- Any logic function can be implemented with AND, OR, and NOT.
- One standard form is the sum of products
 - Example: $Y = (A \cdot B + C \cdot D)'$



Inputs

AND gates


OR gates

Inverters Outputs



Universal Logic Gate NOR Function

• NOR ::= Negative OR Y = (A + B)'




Can perform similar operation with NAND gate.



Universal Logic Gate

Multiplexor: $Y = A \cdot S + B \cdot S'$



Universal Logic Gate Look up table (LUT)

• Look up table (LUT)
Small memory

NOT

OR

AND


A	X	Y
0	0	1
0	1	1
1	0	0
1	1	0


A	В	Y
0	0	0
0	1	1
1	0	1
1	1	1

A	В	Y
0	0	0
0	1	0
1	0	0
1	1	1




A Practical Example of the Universal Logic Element








What Is A Gate Array?






What Is An Antifuse-Based FPGA?

Antifuse-FPGA Architecture



In some FPGAs, the routing resources and antifuses are above the logic modules in a sea-of-modules architecture. This is enabled by the metal-to-metal antifuse.




Antifuse resistance ranges from 200 to 500 Ω for ONO technology and about 25 Ω for metal-to-metal types.



What Is An Antifuse-Based FPGA?


Antifuse-FPGA Architecture





SRAM Switch Technology

Configuration Memory Cell




 $> 10^7$ configuration memory cells per device



Virtex II XC2V1000 SEU Data


Configuration Bits





Galactic Cosmic Rays: Integral LET Spectra

CREME 96, Solar Minimum, 100 mils (2.54 mm) Al



LET (MeV-cm²/mg)



Virtex II 2V6000 SEU Data

Atmospheric Neutrons

						>10MeV Flux		>10MeV Cross-
Location	Days	Hours	Upsets	Device Hours	Bits	(n/cm2-hr)	>10MeV Fluence	Section
San Jose	443	10632	6	1.06E+06	1.96E+09	14.40	153,101	2.00E-14
ABQ	564	13536	34	1.35E+06	1.96E+09	53.28	721,198	2.41E-14
WM	229	5496	66	5.50E+05	1.96E+09	338.40	1,859,846	1.81E-14
MK	90	2160	18	2.16E+05	1.96E+09	229.57	495,880	1.85E-14
						Average Cross-Section		2.02E-14
			4				LANSCE 2V6000	3.05E-14
							Rosetta Factor	1.51

Test operating at 4 altitudes

- Sea Level San Jose
- 5,200 feet Albuquerque
- 12,000 feet White Mountain Research

Center

• 13,500 feet - Mauna Kea Observatory




Module Design of

PALs and FPGAs




Programmable Logic Components




PROMs, PALs, and PLAs all have a similar architecture

PAL Architecture




Act 2 Logic Modules





766 possible combinational macros¹




Hard-wired Flip-flop

¹"Antifuse Field Programmable Gate Arrays," J. Greene, E. Hamdy, and S. Beal, **Proceedings of the IEEE**, Vol. 91, No. 7, July 1993, pp. 1042-1056





XC4000 Series CLB


Simplified CLB - Carry Logic Not Shown





Five Generations of Actel Space Flight FPGAs











Model	A1020	A1280A	A14100A	RTSX32	RTSX72S
Foundry	MEC	MEC	MEC	MEC	MEC
Feature Size	2.0 μm	1.0 μm	0.8 μm	0.6 μm	0.25 μm
Supply Voltages	5.0V	5.0V	5.0V	5.0V/3.3V	5.0V/2.5V
Gate Density	1x	2x	5x	8x	18x
Antifuse Type	ONO	ONO	ONO	M2M	M2M
					SEU-Hardened
Die Size	.363" x .387"	.416" x .433"	.533" x .437"	.428" x .412"	.430" x .675"

Notes:

- Largest device in each family shown
- RH parts available: RH1020, RH1280; TID hardened only
- Gate counts approximate



Some Definitions

DESIGN ASSURANCE GUIDANCE FOR AIRBORNE ELECTRONIC HARDWARE

RTCA/DO-254 April 19, 2000 SC-180



Definitions

Programmable Logic Device (PLD) - A component that is purchased as an electronic component and altered to perform an application specific function. PLDs include, but are not limited to, Programmable Array Logic components, Programmable Logic Array components, General Array Logic components, Field Programmable Gate Array components and Erasable Programmable Logic Devices.


Design Tools - Tools whose output is part of hardware design and thus can introduce errors. For example, an ASIC router or a tool that creates a board or chip layout based on a schematic or other detailed requirement.

Design Assurance – All of those planned and systematic actions used to substantiate, at an adequate level of confidence, that design errors have been identified and corrected such that the hardware satisfies the application certification basis.



Definitions

Complex Hardware Item - All items that are not simple are considered to be 'complex'. See definition of Simple Hardware Item.




Simple Hardware Item - A hardware item is considered simple if a comprehensive combination of deterministic tests and analyses can ensure correct functional performance under all foreseeable operating conditions with no anomalous behavior.





















Is Hardware Software?

From DO-254

HDL design representations use coded text based techniques that are similar in appearance to those used for software representations. This similarity in appearance can mislead one to attempt to use software verification methods directly on the design representation of HDL or other equivalent hardware specification languages. The guidance of this document is applicable for design assurance for designs using an HDL representation.

⇒ This document covers HDL-based designs for safety critical aircraft functions



Finite State Machine: Introduction



The Null Hypothesis:

Coding in HDLs can often lead to unreviewable designs, failures, and be slower, worse, and more expensive than schematics.

The Alternate Hypothesis You guys are old and obsolete.

HDL = {VHDL. Verilog. C variant, Other HDL}



HDL Rationale

- Can design larger circuits
- Work at a higher level of abstraction
- The synthesizer does all the hard work
- The manufacturers will stop supporting schematic entry
- It's the "wave of the future"



A Flight VHDL Example (1)

```
-- signal declarations
--internal
signal rst, cs, ale n, pulse1 n, pulse2 n, gate, gate del, int tx gate : std logic;
signal ck8hz, det start count, det stop count : std logic;
signal datout : std logic vector(7 downto 0);
signal address : std logic vector(7 downto 0);
signal dec addr : std logic vector(5 downto 0);
signal plneg0, plpos0, p2neg0, p2pos0 : std logic vector(19 downto 0);
signal plneq1, plpos1, p2neq1, p2pos1 : std logic vector(19 downto 0);
signal plneg2, plpos2, p2neg2, p2pos2 : std logic vector(19 downto 0);
signal plneg3, plpos3, p2neg3, p2pos3 : std logic vector(19 downto 0);
signal plneq4, plpos4, p2neg4, p2pos4 : std logic vector(19 downto 0);
signal plneg5, plpos5, p2neg5, p2pos5 : std logic vector(19 downto 0);
signal plneg6, plpos6, p2neg6, p2pos6 : std logic vector(19 downto 0);
signal plneg7, plpos7, p2neg7, p2pos7 : std logic vector(19 downto 0);
signal plneg8, plpos8, p2neg8, p2pos8 : std logic vector(19 downto 0);
signal plneq9, plpos9, p2neq9, p2pos9 : std logic vector(19 downto 0);
signal plneg tx, plpos tx : std logic vector(19 downto 0);
signal count : std logic vector(22 downto 0);
signal latch count: std logic vector(15 downto 0);
signal
       start count, stop count : std logic vector(21 downto 0);
       count pulses : std logic vector(3 downto 0);
signal
signal reset pulse counter : std logic;
signal
       stop gate, reset gate pulse : std logic;
constant count to 8hz: integer := 7812499;
```

A Flight VHDL Example (2)

```
begin
-- Component instances
power on reset : DEMETA
   port map(ck => clk62 5mhz,
             reset in => pwronrst(0),
             rstout => rst
);
counter 8hz : counter
          generic map
                     num bits \Rightarrow 23,
                     last count => count to 8hz
port map(reset => rst,
         ck => clk62 5mhz,
         enable => '1',
         count => count
);
counter pulses : counter
          generic map
                     num bits \Rightarrow 4,
                     last count => 9
port map(reset => reset pulse counter,
         ck \Rightarrow pulse2 n,
         enable => '1',
         count => count pulses
```

A Flight VHDL Example (3)

```
ADDRESS DECODER: decoder
          generic map
                     innum bits \Rightarrow 3,
                    outnum bits => 6
          port map
                    din => address(2 downto 0),
                    enable => cs,
                    dec addr => dec addr
          );
ADDRESS LATCH : reg
          generic map
                    num bits => 8,
                    reset value => 255
  port map(data => ad(7 downto 0),
           ck \Rightarrow ale n,
           reset => pwronrst(0),
           ena => '1',
           q => address
);
```



A Flight VHDL Example (4)

```
START GATE 21 16 : req
START GATE 7 0 : reg
         generic map
                                                   generic map
                                                            num bits => 6,
                  num bits => 8,
                  reset value => 255
                                                            reset value => 63
                                           port map(data => ad(5 downto 0),
 port map(data => ad,
          ck => wr n,
                                                    ck => wr n,
          reset => pwronrst(0),
                                                    reset => pwronrst(0),
    Yes, there are 16 pages of structural VHDL .. they were
          ena \Rightarrow dec addr(0),
                                                    ena \Rightarrow dec addr(2),
);
     deleted for this presentation. This design was rejected
START GATE 15 8 : req
      and not flown.
);
                                          );
```

"Computer Science World Mourning the Loss of Two of Its Trailblazers"

Dijkstra opposed the GOTO statement and worked to abolish it from programming. In a March 1968 letter to the editor of Communications of the ACM, he contended that the more GOTO statements there are in a program, the harder it is to follow the source code. The letter is acknowledged to have initiated the movement to produce reliable software by developing structured programs.

EE Times, August 26, 2002, p. 20

Think ...


- What is the difference between a GOTO statement and structural VHDL?
- Why has the GOTO statement been considered **EVIL** by Computer Scientists for 40 years but is now present and prevalent in HDL-based hardware designs?



Finite State Machine Analysis



Ex: Master Sequencer, Schematic





Master Sequencer Example VHDL Implementation¹

```
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity SECHENCER is
    port(RST_N, C5MHZ, SIM_CLR_N : in std_logic;
THZ : in std_logic_vector(22 downto 0);
           TEST SEO
                                       : in std_logic;
           RATE SEL : in std_logic_vector(1 downto 0);

OPEN VALUE, CLOSE VALUE : in std_logic_vector(22 downto 0);
           ChTF
                                       : out std_logic;
           EOUALS
                                      : out std logic;
           TIME NOW, GRAYTIME
                                     : out std logic vector(22 downto 0)
end SEOUENCER:
architecture RTL ARCH of SEQUENCER is
constant R1HZ : std logic vector (22 downto 0) := std logic vector(to unsigned(5000000,23));
constant R6HZ : std_logic_vector (22 downto 0) := std_logic_vector(to_unsigned(83333,23));
constant R8HZ : std_logic_vector (22 downto 0) := std_logic_vector(to_unsigned(625000,23));
constant R10HZ : std_logic_vector (22 downto 0) := std_logic_vector(to_unsigned(500000,23));
component COUNT23
    port ( RST N, SYNC CLR, CLOCK : in std logic;
                                  : out std logic vector(22 downto 0));
component MIX 23 4
    port( A, B, C, D, T : in std logic vector(22 downto 0);
          T_SEL, S1, S0 : in std_logic;
                        : out std_logic_vector(22 downto 0)
end component;
component COMP23
    port( DATAA, DATAB : in std logic vector(22 downto 0);
          AEB
                        : out std_logic
component GATE_RANGE
port( RST N, CLOCK
                                               : in std logic;
          OPEN_VALUE,CLOSE_VALUE, TIME_NOW : in std_logic_vector(22 downto 0);
          GATE
                                               : out std logic
end component;
component BIN2GRAY23
    port( A : in std_logic_vector (22 downto 0);
          Y : out std_logic_vector (22 downto 0)
         ):
end component;
signal Y : std_logic_vector (22 downto 0);
signal EQUALS internal : std logic;
signal TIME NOW internal : std logic vector(22 downto 0);
 MA1: COUNT23 port map

(RST_N => SIM_CLR_N, SYNC_CLR => EQUALS_internal, CLOCK => C5MHZ,
                 Q => TIME NOW internal
 MA3: MUX_23_4 port map
                 (A => R1HZ, B => R6HZ, C => R8HZ, D => R10HZ, T => THZ,
                 T SEL => TEST SEQ, S1 => RATE SEL(1), S0 => RATE SEL(0),
 MA2: COMP23 port map
                 (DATAA => TIME_NOW_internal, DATAB=> Y,
                 AEB => EQUALS internal
 MA7: GATE_RANGE port map
                    OPEN_VALUE => OPEN_VALUE, CLOSE_VALUE => CLOSE_VALUE, TIME_NOW
                                                                                                 => TIME NOW internal,
                    GATE => GATE
 MA8: BIN2GRAY23 port map
                   (A => TIME_NOW_internal,
Y => GRAYTIME
 EQUALS <= EQUALS internal;
 TIME_NOW <= TIME_NOW_internal;
```

Broken down into sections and enlarged on the following pages.

¹ Design courtesy of an HDL design proponent.

Header (e.g., symbol), constants, and various definitions deleted from this abridged version for brevity.




end RTL ARCH;


Master Sequencer Example VHDL Implementation: Draw Nets

```
MA1: COUNT23
                  port map
                   (RST N => SIM CLR N, SYNC CLR => EQUALS internal, CLOCK => C5MHZ,
                    O => TIME NOW internal
 MA3: MUX 23 4
                  port map
                  (A \Rightarrow R1HZ, B \Rightarrow R6HZ, C \Rightarrow R8HZ, D \Rightarrow R10HZ, T \Rightarrow THZ,
                    T SEL \Rightarrow TEST SEQ, S1 \Rightarrow RATE SEL(1), S0 \Rightarrow RATE SEL(0),
                    Y => Y
                   );
 MA2: COMP23
                  port map
                   (DATAA => TIME NOW internal, DATAB=> Y,
                    AEB => EQUALS internal
 MA7: GATE RANGE port map
                   (RST N => RST N,
                    CLOCK => C5MHZ,
                    OPEN VALUE => OPEN VALUE, CLOSE VALUE => CLOSE VALUE,
                    TIME NOW => TIME NOW internal,
                    GATE => GATE
                   );
MA8: BIN2GRAY23 port map
                   (A => TIME NOW internal,
                    Y => GRAYTIME
                   );
 EQUALS <= EQUALS internal;
 TIME NOW <= TIME NOW internal;
end RTL ARCH;
```

Master Sequencer Example Schematic Analysis: Inputs and Outputs



Master Sequencer Example Schematic Analysis: Connectivity



Master Sequencer Example Symbol Analysis: Inputs and Outputs

```
In designing this slide I put
library ieee;
                                              the colored boxes in the
use ieee.std logic 1164.all;
use ieee.numeric std.all;
                                              wrong spot. An error-prone
                                              methodology!
entity SEQUENCER is
   port ( RST N, C5MHZ, SIM CLR N : in std logic;
                                   : in std logic vector(22 downto 0);
          THZ
                                   : in std logic;
          TEST SEQ
          RATE SEL
                                   : in std logic vector(1 downto 0);
                                   : in std logic vector(22 downto 0);
          OPEN VALUE, CLOSE VALUE
                                   : out std logic;
          GATE
                                   : out std logic;
          EOUALS
          TIME NOW, GRAYTIME
                                   : out std logic vector(22 downto 0)
        );
end SEOUENCER;
```



Master Sequencer Example VHDL Analysis: Inputs and Outputs

```
MA1: COUNT23
               port map
                (RST N => SIM CLR N, SYNC CLR => EQUALS internal, CLOCK => C5MHZ,
                O => TIME NOW internal
MA3: MUX 23 4
               port map
               (A => R1HZ, B => R6HZ, C => R8HZ, D => R10HZ, T => THZ,
                T SEL => TEST SEQ, S1 => RATE SEL(1), S0 => RATE SEL(0),
                Y => Y
MA2: COMP23
               port map
                (DATAA => TIME NOW internal, DATAB=> Y,
                AEB => EQUALS internal
MA7: GATE RANGE port map
                (RST N => RST N,
                CLOCK => C5MHZ
                OPEN VALUE => OPEN VALUE, CLOSE VALUE => CLOSE VALUE,
                TIME NOW => TIME NOW internal,
                GATE => GATE
                                                 Note: Had to print out the
MA8: BIN2GRAY23 port map
                                                  entity just to make this
                (A => TIME NOW internal,
                Y => GRAYTIME
                );
                                                  slide.
```

EQUALS <= EQUALS_internal;
TIME_NOW <= TIME_NOW_internal;
end RTL ARCH;</pre>






Master Sequencer Example VHDL Analysis: Connectivity

```
MA1: COUNT23
                 port map
                 (RST N => SIM CLR N, SYNC CLR => EQUALS internal, CLOCK => C5MHZ,
                  Q => TIME NOW internal
                 );
MA3: MUX 23 4
                port map
                 (A \Rightarrow R1HZ, B \Rightarrow R6HZ, C \Rightarrow R8HZ, D \Rightarrow R10HZ, T \Rightarrow THZ,
                  T SEL => TEST SEQ, S1 => RATE SEL(1), S0 => RATE SEL(0),
                  Y => Y
MA2: COMP23
                 port map
                 (DATAA => TIME NOW Internal, DATAB=> Y,
                        => EQUALS internal
MA7: GATE RANGE port map
                 (RST N => RST/N
                  CLOCK => C5MHZ
                  OPEN VALUE => OPEN VALUE, CLOSE VALUE => CLOSE VALUE,
                  TIME NOW / => TIME NOW internal,
                  GATE => CATE
                                                    Making this chart was a lot
MA8: BIN2GRAY23 port may
                 (A => /IME NOW internal,
                                                    of work and was error prone.
                  Y = > GRAYTIME
EQUALS <= EQUALS internal;
TIME NOW <= TIME NOW Internal;
```

end RTL ARCH:

Simpler Example: Synchronizer Schematic Version





Gray Codes

"This is rookie stuff, so I can duck out of this module, get some cookies, and come back later, right?"



Reflected Gray and Binary Codes

- Single output changes at a time
 - Asynchronous sampling
 - Permits asynchronous combinational circuits to operate in fundamental mode
 - Potential for power savings
- Multiphase, multifrequency clock generator

	Binary				Gray				
0	0	0	0	0		0	0	0	0
1	0	0	0	1		0	0	0	1
2	0	0	1	0		0	0	1	1
3	0	0	1	1		0	0	1	0
4	0	1	0	0		0	1	1	0
5	0	1	0	1		0	1	1	1
6	0	1	1	0		0	1	0	1
7	0	1	1	1		0	1	0	0
8	1	0	0	0		1	1	0	0
9	1	0	0	1		1	1	0	1
10	1	0	1	0		1	1	1	1
11	1	0	1	1		1	1	1	0
12	1	1	0	0		1	0	1	0
13	1	1	0	1		1	0	1	1
14	1	1	1	0		1	0	0	1
15	1	1	1	1		1	0	0	

VHDL Code for a 4-Bit Gray Code Sequencer

```
Library IEEE;
Use IEEE.Std_Logic_1164.all;

Library Work;
Use Work.Gray_Types.All;

Library synplify;
Use synplify.attributes.all;

Entity Gray_Code Is

Port (Clock : In Std_Logic;
Reset_N : In Std_Logic;
Q : Out States);

End Entity Gray_Code;
```

```
Package Gray_Types Is

Type States Is ( s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7,  s8,  s9,  s10,  s11,  s12,  s13,  s14,  s15 );


End Package Gray_Types;
```

```
Architecture RTL of Gray Code Is
   Attribute syn netlist hierarchy of RTL: architecture is false;
   Signal IQ : States;
   Attribute syn encoding of IQ : signal is "gray";
   Begin
     GC: Process (Clock, Reset N)
          Beain
            If (Reset N = '0')
               Then IO <= s0;
               Else If Rising Edge ( Clock )
                       Then Case IO Is
                               When s0
                                          => IO <= s1;
                               When s1 \Rightarrow IQ \Leftarrow s2;
                               When s2 \Rightarrow I0 \le s3;
                               When s3 \Rightarrow IQ \leq s4;
                               When s4 \Rightarrow IO \le s5;
                               When s5 \Rightarrow IQ \ll s6;
                               When s6 \Rightarrow IQ \ll s7;
                               When s7 \Rightarrow I0 \leq s8;
                               When s8 \Rightarrow IO \Leftarrow s9;
                               When s9 \Rightarrow IO \leq s10;
                               When s10 \Rightarrow IO \ll s11;
                               When s11 \Rightarrow IQ \leq s12;
                               When s12 \Rightarrow IQ \ll s13;
                               When s13 \Rightarrow IQ \leq s14;
                               When s14 \implies I0 \le s15;
                               When s15 \Rightarrow I0 \leq s0;
                               When Others => IO <= s0;
                               End Case;
                           End If;
                       End If;
          End Process GC:
   O <= IO;
   End Architecture RTL:
```


Logic Simulation (1)

```
time = 9000.0ns
                                              0 = 0000
net -vsm "D:\designs\
                             time = 10000.0ns O=1000
sequencers\gray code4.vsm"
                             time = 11000.0ns Q=1100
                             time = 12000.0ns 0=0100
clock clock 1 0
                             time = 13000.0ns Q=0110
stepsize 500ns
                             time = 14000.0ns Q=1110
                             time = 15000.0ns O=1010
vector q q_3 q_2 q_1 q_0
radix bin q
                             time = 16000.0ns O=0010
                             time = 17000.0ns Q=0011
watch q
                             time = 18000.0ns Q=1011
                             time = 19000.0ns O=1111
l reset n
                             time = 20000.0ns Q=0111
cycle 8
                             time = 21000.0ns Q=0101
                             time = 22000.0ns Q=1101
h reset n
                             time = 23000.0ns Q=1001
cycle 32
                             time = 24000.0ns O=0001
                             time = 25000.0ns Q=0000
```

Logic Simulation (2)



Synthesizer Output for a Gray Code Sequencer



Logic Equations:

Outputs are not always driven by a flip-flop

A: ~D2 ~S10+D2 ~S00

B: D0 ~S00 ~S10+D1 S00 ~S10+D1 ~S00 S10+D0 S00 S10

C: D0 ~S00 ~S10+D1 S00 ~S10+~D0 ~S00 S10+D0 S00 S10

D: D0 ~S01+D1 ~S00 S01+D0 S00

E: ~D0 ~S00 ~S10+D0 S00 ~S10+D0 ~S00 S10+~D0 S00 S10

F: D0 ~S00 ~S10 +~D0 S00 ~S10+~D0 ~S00 S10+D0 S00 S10



Synthesis Issues

- Synthesizer ignored the command to make the state machine a Gray code and decided to make it a one-hot machine. Had to "fiddle" with the VHDL compiler settings for default FSM.
 - Signal IQ : States;
 - Attribute syn_encoding of IQ : signal is "gray";

Output glitches!!!!!!!



FSM Gray Codes and HDL The Saga Continues ...

We had another engineer (HDL specialist) run the same Gray coded FSM through his version of Synplicity and what did he get ...


... Yes, as the cynic would expect, a different answer!



FSM Gray Codes and HDL The Saga Continues ...

```
Replicating q h.q[3], fanout 13 segments 2
Replicating q h.q[2], fanout 13 segments 2
Replicating q h.q[1], fanout 12 segments 2
Replicating q h.q[0], fanout 12 segments 2
Added O Buffers
Added 4 Cells via replication
Resource Usage Report of Gray Code
Sequential Cells: 8 of 1080 (1%)
           dfc1b:
```


4-Bit Gray Code No Enumerations or FSM Optimization



Flip-flop outputs routed directly to outputs.



Finite State Machines: Lockup States





Finite State Machines

Lockup State

 A state or sequence of states outside the normal flow of the FSM that do not lead back to a legal state.

CAE Tools - Synthesizers

- Generates logic to implement a function, guided by the user.
- Typically does not generate logic for either fault detection or correction, important for military and aerospace applications.




```
Library IEEE; Use IEEE.Std Logic 1164.All;
                      Entity Onehot Simple Act Is
                        Port ( Clk : In Std Logic;
                               Reset : In Std Logic;
                               Ping : Out Std Logic );
                      End Onehot Simple Act;
                      Library IEEE; Use IEEE.Std Logic 1164.All;
                      Architecture Onehot Simple Act of Onehot Simple Act Is
                                StateType Is ( Home, One, Two, Three );
                      Type
                      Signal
                                State : Statetype;
                      Begin
                        M: Process ( Clk, Reset )
                           Begin
                             If ( Reset = '1' )
                               Then State <= Home;
                                                                     Enumeration
                               Else If Rising Edge (Clk)
                                      Then Case State Is
                                             When Home => State <= One;
 Next-state Logic
                                             When One => State <= Two;
                                             When Two => State <= Three;
All states "covered"
                                             When Three => State <= Home;
                                             End Case;
                                      End If:
                               End If;
                           End Process M;
                        O: Process (State)
                           Begin
                             If (State = Home)
                               Then Ping <= '1';
                               Else Ping <= '0';</pre>
```



End If;
End Process O;
End Onehot Simple Act;

Lockup States A Synthesized One-Hot Implementation




Typical ring counter with <u>lockup states</u> was synthesized.

Note: The same synthesizer with slightly different inputs, versions, or constraints, can produce circuits with significantly different topologies and properties.




Lockup States A "Safe" One-Hot Implementation (Synthesized)



Reset flip-flops. This implementation uses 6 flip-flops.



Lockup States A "Safe" One-Hot Implementation (Synthesized)



Reset flip-flops. Note second one is on falling edge of the clock.



FSM Recommendations (Abridged)

Schematics for the Top Level of the Hierarchy:

- Graphical representation shows parallelism and pipelining.
- Structural VHDL is similar (but worse!) then the GOTO in programming languages. In a programming language, targets of GOTOs are often easy to see graphically.

HDL for Components

Components should normally be of the types that people can intuitively understand. VHDL code works well for many of these types, allowing reuse, customization of size, etc.

• Complex State Machines

- VHDL also works well for expressing some complex state machines (CASE).
- Ironically, for some simple sequential circuits, VHDL is ill-suited for the task.

• Design for Reviews

- Designs that are too difficult to be reviewed will either not be reviewed well or at all.

Control Your Design

Monitor Your Design

- Listing show number of f-fs, types, replication, state assignments, elimination of TMR, etc..

Verify your design thoroughly.

Do not rely solely on simulation!!!!!

Look and think.

Do not rely on these tools to do your thinking for you.



Complexity, System on a Chip, and Intellectual Property Issues

HDL allows designers to leave the confines of rigidly defined parts.

However, when constructing new components one shouldn't stray too far from the components that we all are familiar with from our board design days. There's a reason why those parts are the ones the manufacturers provided for many decades.

In the same way that ANDs, ORs, and NOTs constitute a complete set for creating logic, higher level logic is made of things like muxes, counters, and decoders. While we may no longer be limited to choosing between 4-1, 8-1, and 16-1 muxes, we're still using muxes, everyone understands how they work, and there's probably some cosmic reason why the common MSI structures are the ones that have endured.



SoC Translation

OBC386 → SoC

Bulk Data Storage (128MB)

IBM Microdrive



Bootloader (8KB)
FPGA LUT

HDLC Controller (4CH)
SSTL IP Core

386EX Processor ESA LEON IP Core

387SL CoProcessor SSTL Cordic IP Core

CAN Peripheral
ESA Hurricane IP Core

GLUE Logic FPGA


EDAC SSTL IP Core

CAN TTC Node ESA Hurricane IP Core

Program Memory (4MB) 3D+ Stackable SRAM




10BASE-2 Network
Bus LVDS



Reference Model

A System-on-a-chip for Small Satellite Data Processing and Control T. Vladimirova, H. Tiggeler, D. Zheng: Surrey Space Centre 2000 MAPLD International Conference


SoC Architecture



A System-on-a-chip for Small Satellite Data Processing and Control T. Vladimirova, H. Tiggeler, D. Zheng: Surrey Space Centre 2000 MAPLD International Conference



Am29CPL154 Features



- 512 x 36-bit Program ROM
- 8 test inputs, optionally registered
- 16 user outputs
- 28 instructions including conditional branching, looping, subroutine call, multiway branching
- 17-deep, 9-bit wide stack

"Reconfigurable, System-on-Chip, High-Speed Data Processing and Data Handling Electronics" Igor Kleyner

1999 MAPLD International Conference Laurel, Maryland





29KPL154 Capabilities

Test In

Condition Selector Address Selection Logic

Count Register

GOTO Stack

PC

Instruction Decoder

Program Memory

Pipeline Register

Data Out

Optimization Effort Concentrated In Darker Shaded Blocks

- Stack depth **selectable** from 0 to 17
- Program Memory internal, external or a combination
- Contents of **Program optimized** by Kompiler as ROM block
- **Instruction Encoding Optimized** by replacing unused fields with "don't cares"
- Program contents analyzed by Kompiler, only used instructions and test conditions implemented
- 16 additional test inputs and 16 extra user outputs can be used

"Reconfigurable, System-on-Chip, High-Speed Data Processing and Data Handling Electronics"

Igor Kleyner

1999 MAPLD International Conference

Laurel, Maryland



"Off the Shelf' IP: Some Issues

A recent look "under the hood" at some IP that is sold into the high-reliability space market showed:

- About the third party certification:
 - Was not tested at the frequency being sold at.
 - Code to support higher frequency was written after the certification.
 - Unknown whether the Verilog of VHDL version was tested.
- "Difficult" to run tests omitted.
- "Holes" in test bench.
- Finite state machines not analyzed for lockup states
- Logic design not analyzed for flip-flop replication.



CAE Tools and Models



CAE Tool Assessment and Qualification (Mom and Apple Pie)

- Tools, both hardware and software, will normally be used during hardware design and verification.
 - When design tools are used to generate the hardware item or the hardware design, an error in the tool could introduce an error in the hardware item.
 - When verification tools are used to verify the hardware item, an error in the tool may cause the tool to fail to detect an error in the hardware item or hardware design.
- Prior to the use of a tool, a tool assessment should be performed.
- The purpose of tool assessment and qualification is to ensure that the tool is capable of performing the particular design or verification activity to an acceptable level of confidence for which the tool will be used.

From DO-254



CAE Tool Assessment and Qualification

From DO-254

• Does the Tool have Relevant History? When it is possible to show that the tool has been previously used and has been found to produce acceptable results, then no further assessment is necessary.

How is an extrapolation of such a complex software product that is not open to inspection justified in a safety-critical application?

Isn't this just the Russian Roulette Theory of Aircraft Design?



CAE Tool Assessment and Qualification

From DO-254

- "Basic Tool Qualification. Establish and execute a plan to confirm that the tool produces correct outputs for its intended application using analysis or testing. The tool's user guide or other description of the tool's function and its use may be used to generate requirements."
- 1. Does the user's guide/tool description fully and accurately define the tool for all cases?
- 2. Do vendors guarantee their tool's fidelity?



A Logic Synthesizer: Manufacturer's View

Xxxxxxxxxx warrants that the program portion of the SOFTWARE will perform substantially in accordance with the accompanying documentation for a period of 90 days from the date of receipt.

IN NO EVENT SHALL XXXXXXXXXX OR ITS LICENSORS OR THEIR AGENTS BE LIABLE FOR ANY INDIRECT, SPECIAL, CONSEQUENTIAL OR INCIDENTAL DAMAGES WHATSOEVER (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF BUSINESS PROFITS, BUSINESS INTERRUPTIONS, LOSS OF BUSINESS INFORMATION, OR OTHER PECUNIARY LOSS) ARISING OUT OF THE USE OF OR INABILITY TO USE THE SOFTWARE, EVEN IF XXXXXXXXXX AND/OR ITS LICENSORS HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.



A Simulator: Manufacturer's View

- 5. LIMITED WARRANTY.
- 5.1. Xxxxxx Xxxxxxxx warrants that during the warranty period Software, when properly installed, will substantially conform to the functional specifications set forth in the applicable user manual.

Xxxxxx Xxxxxxxx does not warrant that Software will meet your requirements or that operation of Software will be uninterrupted or error free.

XXXXXXX XXXXXXXX AND ITS LICENSORS SPECIFICALLY DISCLAIM ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT OF INTELLECTUAL PROPERTY.



Safety Critical Applications: Manufacturer's View

- 8. INDEMNIFICATION. YOU AGREE TO INDEMNIFY AND HOLD HARMLESS XXXXXXX XXXXXXXXX AND ITS LICENSORS FROM ANY CLAIMS, LOSS, COST, DAMAGE, EXPENSE, OR LIABILITY, INCLUDING ATTORNEYS' FEES, ARISING OUT OF OR IN CONNECTION WITH YOUR USE OF SOFTWARE AS DESCRIBED IN SECTION 7.

Is proper qualification practical with complex CAE software?



Signal Integrity

Xxxxxxxx **makes no warranty** of its IBIS Model Software, expressed, implied, or statutory, including but not limited to warranties of merchantability and fitness for a particular purpose.

[IBIS ver] 3.2

[File name] XXXXX.ibs

[File Rev] 1.1

[Date] March 1, 2004

[**Disclaimer**] All V/I data was verified for accuracy against bench measurements.

The measurements were done on **typical production parts**.

3.3V PCI model has not been verified against silicon measurements. Please check

Xxxxx IBIS page for updates at http://www.xxxxx.com/

[IBIS ver] 2.1

[File name] XXXXXXX.ibs

[File Rev] 2.x

[Date] April 9, 2003

[Source] From Lab mesurement at Xxxxxxxx.

[**Disclaimer**] This information is for modeling purposes only, and is **not guaranteed**.



rk

Timing Analysis

The findings below are accurate at the time of this posting and is the manufacturer's current guidance.

- Minimum delay numbers calculated by the timing analysis tools are not guaranteed. They are not bound and actuals may be less then the reported values.
- This is true for [static timing analyzer results] as well as files containing extracted delays such as .sdf files.
- •



When Should You and When Should You Not Use A Hardware Description Language (HDL)?

DO-254: "The guidance of this document is applicable for design assurance for <u>designs using an HDL representation</u>."

Some Typical Applications

- Critical Timing Circuit in a Scientific Instrument
 - Timing unit with < 400 ps resolution
- Controller for a Crane in an Industrial Environment.
 - Moving a Space Shuttle Orbiter
- Initiation Circuit for Explosives and Rockets
 - Warhead Fuzes
 - Self-Destruct Charges on a Solid Rocket Booster (manned)
 - Rocket Motor On Fighter Aircraft Missile



Critical Timing Circuit in a Scientific Instrument Timing unit with < 400 ps resolution

- Don't have to like it, you just have to do it.
- Requires hand placement of many critical modules
 - Minimize Delays
 - Match Delays
 - Aid in calibration
 - Try to cancel temperature coefficients for t_{PD}
 - Assume on order of 100 modules must be hand placed.

• Schematic:

 Straightforward to identify modules and place them. Names in the design match the names in the back end tool.

• VHDL:


– Munges names, names constant from run to run? Effects on timing constraint/analysis tools?

A "Simple" Shift Register

```
Library IEEE;
 Use IEEE.Std Logic 1164.All;
Entity Skew Is
  Port (Clk : In Std Logic;
         D : In Std Logic;
        Q : Out Std Logic );
End Skew:
Library IEEE;
  Use IEEE.Std Logic 1164.All;
Architecture Skew of Skew Is
Signal ShiftReg : Std_Logic_Vector (31 DownTo 0);
Begin
  P: Process ( Clk )
    Begin
       If Rising_Edge (Clk)
         Then O
                                    <= ShiftReg(0);
              ShiftReg (30 DownTo 0) <= ShiftReg (31 DownTo 1);</pre>
              ShiftReg (31) <= D;
         End If;
    End Process P;
End Skew;
```

rk

Clock Skew - From VHDL Synthesized Results




Results will depend on coding, directives and attributes, synthesizer, and synthesizer revision.

Here we see that the logic synthesizer generated a poor circuit.



A Schematic Approach to Skew-Tolerant Circuits



Opposite edge clocking technique



A VHDL Approach to Skew Tolerant Circuits (Simplified Excerpt)

```
DTCountIntNEProc:
Process (Clock, Reset)
Begin
  if Reset = ActiveReset then
    DTCountIntNE <= "00000000";
    elsif Falling Edge (Clock) then
      if ReadPulse = '1' then
        DTCountIntNE <= DTCountInt + 1;</pre>
        end if;
    end if:
End Process DTCountIntNEProc;
DTCountIntProc:
Process (Clock)
Begin
  if Rising Edge (Clock) then
    DTCountInt <= DTCountIntNE;</pre>
    end if;
End Process DTCountIntProc;
```


Opposite edge clocking technique



VHDL Code and Synthesizer Analysis Case Study - Hardened Clock Generator

```
-- Divide 25 MHz (40 ns) clock by 4
-- to produce 6.25 MHz clock (160 ns)
-- This clock should be placed on
-- an internal global buffer
clkint1: clkint
Port Map (A =  clk div cnt(1),
           Y => clk div4 );
clkdiv: Process (reset n, clk)
Begin
  If reset n = '0' Then
     clk div cnt <= "00";
  Elsif clk = '1' And clk'EVENT Then
          clk_div_cnt <= clk_div_cnt + 1;
 End If;
End Process clkdiv;
```

VHDL Code and Synthesizer Analysis Case Study - Hardened Clock Generator



Most significant bit of the counter. 3 C-Cells are used for the voter. This circuit contains a hazard.

Language and Complexity

This is a simple example of language complexity

-- Age the debounced rxd signal to look for edges

```
process (reset, sys clk)
begin
  if reset = '1' then
    debounced rx last <= '0';</pre>
    debounced rx change <= '0';
  elsif rising edge(sys clk) then
    debounced rx last <= debounced rx;
    if debounced rx last /= debounced rx then
      debounced rx change <= '1';
    else
      debounced rx change <= '0';
    end if;
  end if;
end process;
```

WYSIWYG

Switching from a schematic based to a synthesis based design involves several methodology changes. Some old tools are no longer needed while other newer tools must be learned. A gate change is easier to do using a schematic. An equivalent change made by an HDL and then synthesized may produce other changes since the correspondence between the HDL and netlist produced as a result of synthesis can be obscure.



[&]quot;Design, Test, and Certification Issues for Complex Integrated Circuits," DOT/FAA/AR 95/31, L. Harrison and B. Landell, August 1996.

How Do You Verify Circuit Correctness for Safety Critical Applications?



Conclusions



3.2 Logic Design Pitfalls

The use of tools and higher levels of design abstraction, the pressures of rapid time to market (TTM), inexperienced designers, and other factors often contribute to designs of inferior quality. With the availability of more powerful design tools, the actual logic implementations are further removed from the designer's critical inspection. Designs often use libraries of functions which are supplied or purchased along with the tools. Both the tools and design libraries may contain design flaws that can escape the notice of designers. Higher levels of abstraction mean that those who are not as familiar with digital design techniques and practices can now perform design functions. What can suffer is the ability of the designer to verify that the circuit implemented by the tool suite is correct.

Those tasked with design verification should ensure that design pitfalls are avoided and that good design techniques are applied consistently.



[&]quot;Design, Test, and Certification Issues for Complex Integrated Circuits," DOT/FAA/AR 95/31, L. Harrison and B. Landell, August 1996.

Conclusions: General

- Barto's Law: Every circuit is considered guilty until proven innocent.
- Simple → Complex: HDL's can make certain circuit structures more complex to design and verify.
 - Many vendors are now including schematic capability in their tool sets.



Conclusions: Simple and Complex Hardware

- Based on DO-254 Definitions:
 - "Simple Hardware" Is Not Easy
 - "Complex Hardware" Does Not Belong In Any Safety
 Critical Applications
- Size ≠ Complexity
- It's the engineer's job to manage increased design size and keep the complexity at practical levels. This is called subsystem engineering.



Conclusions: Simple and Complex Hardware

"These are highly complicated pieces of equipment almost as complicated as living organisms. In some cases, they've been designed by other computers. We don't know exactly how they work."

-- Scientist in Michael Crichton's 1973 movie, Westworld

